The strain effect and channel length dependence of bias temperature instability on dual metal gate complementary metal-oxide-semiconductor field enhanced transistors with HfSiON dielectric were studied in detail. For channel length larger than 0.1 m, both positive and negative bias temperature instabilities ͑PBTI and NBTI͒ were not affected by the tensile strain obviously. As the channel scaling down to less than 0.1 m, the degradation after PBTI stress was still not influenced by the strain, however, the NBTI degradation was enhanced significantly. In addition, the dependence of BTI on channel length was extensively investigated under constant voltage and field stress. Recently, strained silicon channel and Hf-based high-k/metal gate stack complementary metal-oxidesemiconductor field enhanced transistors ͑CMOSFETs͒ have been studied extensively for advanced deep-submicron technology applications.
Recently, strained silicon channel and Hf-based high-k/metal gate stack complementary metal-oxidesemiconductor field enhanced transistors ͑CMOSFETs͒ have been studied extensively for advanced deep-submicron technology applications. 1, 2 However, the strain engineering is also found to remarkably affect the negative bias temperature instability ͑NBTI͒ on conventional polycrystalline silicon/ SiON gate p-type metal-oxide-semiconductor field enhanced transistors ͑pMOSFETs͒, and this effect is even more significant for the short channel devices. 1, 3 On the other hand, the large quantity of bulk traps existing in Hf-based high-k dielectrics cause a critical reliability issue of positive bias temperature instability ͑PBTI͒ on n-type metal-oxidesemiconductor field enhanced transistors ͑nMOSFETs͒. 4, 5 So far, the effects of a strained Si channel and its length variation on NBTI and PBTI of Hf-based high-k/metal gate device have not been investigated deeply.
In this work, the strain effects from a tensile SiN capping layer, as well as the channel length dependence, on both NBTI and PBTI of the high-k gate stack devices are studied in detail. It is found that the tensile strain does not affect PBTI or NBTI degradations obviously for channel length larger than 0.1 m. However, as the channel is scaled down to less than 0.1 m, the tensile strain enhances NBTI significantly, while it still has no influence on PBTI. The mechanism of the channel length dependence is analyzed with the carrier separation experiments.
Devices with high-k / SiO 2 gate stacks used in this study were prepared with a foundry's typical 65 nm CMOS process. High-k dielectrics ͑HfSiON͒ and metal gate were deposited by atomic layer deposition and physical vapor deposition techniques, respectively. Before depositing high-k film, a 9 Å chemical SiO 2 was used as an interfacial layer ͑IL͒ to reduce the interface states. Source/drain implant was activated by a rapid thermal annealing ͑RTA͒ under 1000°C for 5 s. HfSiO with Hf/ ͑Hf+ Si͒ ratio of 50% was nitrated by NH 3 annealing. The physical thickness of HfSiON determined from the transmission electron microscopy images was 30 Å. For the investigation of strain effect, a tensile SiN capping layer was deposited to modulate the channel stress as reported previously. 6 BTI measurements were performed under stress conditions of 125°C, 500 s, and + / −2.5 V gate bias for PBTI and NBTI, respectively. Figure 1 shows the ⌬V t under constant voltage stress ͑CVS͒ of PBTI on nMOSFET and NBTI on pMOSFET with and without the tensile strain as a function of channel length, respectively. From Fig. 1 , tensile strain does not affect PBTI or NBTI degradations obviously with channel length larger than 0.1 m. However, as the channel scaling down to less than 0.1m, the tensile strain magnifies the NBTI degradation profoundly but still has no influence on PBTI degradation. Figure 2 shows transconductance ͑G m ͒ loss after NBTI and PBTI stresses. The results of G m loss reveal that the strain effect also enhances the G m loss of NBTI for channel length less than 0.1 m, but it has no effect on the G m loss of PBTI for all channel lengths. It is known that under NBTI stress, the bulk traps can catch the holes or H + ͑positive charged interstitial hydrogen ion͒ released from the broken hydrogen terminated silicon ͑Si-H͒ bonds, 7 and conse- quently results in a negative ⌬V t . Besides, these broken bonds also act as the interface traps ͑D it ͒ to degrade the G m .
On the other hand, the positive ⌬V t induced by PBTI stress is mainly related to the electron trapping into high-k bulk traps, 5 and thus does not affect the G m loss. Both the larger −⌬V t and G m loss after NBTI stress for a short channel device with a mechanical strain indicate that the tensile strain can break hydrogenated trivalent silicon bonds ͑Si 3 ϵ Si −H͒ and thus leads to a larger number of D it .
In addition, the channel length dependences are observed on both NBTI and PBTI degradations. The absolute value of ⌬V t decreases with decreasing channel length for both PBTI and NBTI. To investigate the channel length dependence of NBTI and PBTI, inversion oxide thickness ͑T ox,inv ͒ was extracted from the measured C-V characteristics for various channel length devices. As shown in the inset of Fig. 3 , the T ox,inv increases with decreasing channel length. It has been reported that the IL regrowth takes place from the oxygen dissolved in the gate stack after high temperature RTA treatment 8 and consequently induces higher T ox,inv in short channel devices. The thicker IL in shorter channel devices suppresses the carriers tunneling and/or results in less electric field stress under CVS to cause less generation of D it and thus ⌬V t after NBTI stress. On the other hand, the improved PBTI characteristics in short channel nMOSFETs are related to the less electron tunneling induced by the thicker IL.
Based on the above observation, IL regrowth is found to strongly affect the channel length dependence under CVS. Hence, the channel length dependence is further investigated with constant field stress ͑CFS͒ to prevent the influences of V t and T ox,inv , as shown in Figs. 3͑a͒ and 3͑b͒ for NBTI and PBTI, respectively. As can be seen, the short channel pMOSFETs still show higher ability against NBTI stress, which is similar to that under CVS ͑Fig. 1͒. The same trend in channel length dependence under CFS is attributed to the threshold voltage shift compensation caused by the IL regrowth.
To clarify the channel length dependence of NBTI, carrier separation measurements are performed under constant electric field. In carrier separation measurement, the gate terminal is swept from 0 to −2.5 V with other terminals grounded. The measured gate leakage current I G consists of the substrate current I sub and the I S/D current, respectively. Figure 4 shows the I sub / I G ratio extracted from the carrier separation measurements as a function of channel length under a constant electric field for pMOSFET to simulate the CFS of NBTI.The slight increase in the ratio is suspected due to the IL regrowth after high temperature RTA treatment. The thicker IL after regrowth in short channel device suppresses the tunneling of both hole and electron to reduce the I G . Besides, I S/D ͑hole current͒ is reduced by IL regrowth more profoundly than that of the I sub ͑electron current͒ for the higher barrier height of hole in SiO 2 . Consequently, the I sub / I G ratio of short channel device is higher than that of long channel devices. The higher fraction of I sub current leads to the larger quantity of electrons injecting into the high-k dielectric and compensates the NBTI-induced hole trapping. Thus, lower threshold voltage shift in short channel device under NBTI CFS occurs. At the condition of CVS, IL regrowth also compensates the threshold voltage shift and further decrease the stress electric field.
The compensated threshold voltage shift can be modeled as ⌬V t = ⌬V tD it + ⌬V t hole − ⌬V t electron and the threshold voltage shift due to the trapped electron can be written as ⌬V t electron = ͑qN T / C ox · ␣͒ln͑t / t 0 ͒, 9 where N T is the trap density, t 0 is the time constant, t is the stress time, and ␣ is the fitting parameter correlated with the transport probability of 
carriers. The time constant is a function of the capture cross section 0 and the tunneling current density J G . Considering a uniform distribution of traps, t 0 can be derived as t 0 = q / J G 0 . 9 Therefore, the compensated threshold voltage shift can be expressed as
Here, the interface states density is assumed to be independent of channel length and ⌬V t due to NBTI-generated interface states ͑⌬V tD it ͒ is thus similar for different channel lengths. For simplicity, the hole and electron capture cross sections are assumed to be approximately equal. The ⌬V t is simulated based on Eq. ͑1͒ and fits the experimental results, as shown in Fig. 1 . With N T = 1.2ϫ 10 10 cm −2 and ␣ =6 ϫ 10 −3 , the fitting is very well, thus evidences that the threshold voltage shift compensation induced by the IL regrowth dominates the channel length dependence. Besides, it is also reported that the density of interface states decreases with increasing the physical thickness of IL. 10 The improved IL/Si interface quality after IL regrowth may be another possible reason of the better NBTI in short channel device.
For PBTI under CVS stress, the channel length dependence can also be explained by the IL regrowth. Short channel device with thicker IL thickness suffers smaller electric field stress. The lower stress field results in less electron trapping and better PBTI. However, under CFS, it is interesting that the channel length dependence becomes contradictive with that of CVS. We attribute it to the increased trapped charge and less effective detrapping. PBTI is mainly attributed to the electron trapping into pre-existing high-k bulk traps. The density of charging bulk traps N trap ͑cm −2 eV −1 ͒ under PBTI stress can be expressed as N trap = ͐ 0 X trap ͑x , E T ͒dx, 11 where trap ͑cm −3 eV −1 ͒ is the bulk trap volume density, x is the electron tunneling distance, and the E T is the energy depth of bulk trap from the high-k conduction band. The E T at SiO 2 /high-k interface can be approximately obtained as E T = ⌽ SiO 2 − EOT IL · IL , where ⌽ SiO2 is the conduction band offset of IL, EOT IL is the equivalent oxide thickness of IL, and IL is the electric field in IL. The inset of Fig. 4 shows the schematic band diagram of high-k nMOSFETs with thick ͑dash͒ and thin ͑solid͒ ILs, respectively. According to the expression of E T and the band diagram, the E T at SiO 2 /high-k decreases with decreased IL thickness ͑EOT IL ͒. Hence, the short channel device with thicker IL has larger quantities of filled traps below the Fermi level and suffers severer degradation under PBTI CFS. On the other hand, trapped electrons can be detrapped 12 via the back tunneling to channel 13 even under positive bias. In addition, our previous study 14 found that thicker IL has less detrapping efficiency. Hence, short channel device with thicker IL shows less detrapping efficiency and consequently induces higher degradation under PBTI CFS.
In summary, both the NBTI and PBTI with the channel larger than 0.1 m are not remarkably affected by the tensile strain. However, the NBTI are obviously enhanced as the channel length scaling down to less than 0.1 m. On the other hand, the NBTI degradations decrease with decreasing channel length under both CVS and CFS. For the PBTI the channel length dependence is same as that of NBTI under CVS, but is reverse under CFS. Based on the measurements of T ox,inv and the carrier separation experiments, the channel length dependences are attributed to the IL regrowth after RTA treatment. The new observations are helpful to realize the reliability of advanced CMOS devices with high-k gate stack.
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